This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | |||
|
cad_tutorials [2026/08/30 22:49] vsaxena [Lab 2: Process Characterization and gm/ID Methodology] |
cad_tutorials [2026/08/30 22:49] (current) vsaxena [Lab 5: Layout Basics] |
||
|---|---|---|---|
| Line 47: | Line 47: | ||
| ----- | ----- | ||
| - | ---- | ||
| ==== Lab 6: CMOS Inverter and Ring Oscillator ==== | ==== Lab 6: CMOS Inverter and Ring Oscillator ==== | ||
| * [[https://www.eecis.udel.edu/~vsaxena/Cadence/tutorials/cmos_inverter_design/cmos_inverter_design.html|CMOS Inverter Design]]. Schematic and layout of a CMOS Inverter {{:wiki:inv_layout.png?40|}} | * [[https://www.eecis.udel.edu/~vsaxena/Cadence/tutorials/cmos_inverter_design/cmos_inverter_design.html|CMOS Inverter Design]]. Schematic and layout of a CMOS Inverter {{:wiki:inv_layout.png?40|}} | ||